A low power, single chip realization of a low-speed, low-delay CELP coder/decoder for indoor wireless systems
نویسندگان
چکیده
A6struct-32 kb/s Adaptive Differential Pulse Coded Modulation (ADPCM) is a widely accepted high quality speech coding algorithm. Single chip devices exist for 32 kb/s ADPCM. "his algorithm requires a relatively large bandwidth and does not perform exceptionally well in noisy wireless environments, The 16 kb/s lowdelay code escited linear prediction (LD-CELP) coding algoritbm does perform well in misy environments and requires a reduced bandwidth. Tbrougb algorithm optimization and simulated verification of mixed analog and digital VLSI partitioning a single chip implementing tbe 16 kb/s LD-CELP voice coding algorithm will be possible. The performance of this coder chip will be comparable to the quality of 32 kb/s ADPCM. In this paper we propose the use of a link between Comdisco's SPW and Synopsis to determine tbe hardware related performance degradation and the tecbnologyl complexity related power dissipation and a m parameters. It will botb prove the concept of desige and determine tbe VLSI implementation feasibility.
منابع مشابه
An ultra low power wake-up signal decoder for wireless nodes activation in Internet of Things technology
This paper proposes a new structure for digital address decoders based on flip-flops with application in wake-up signal generators of wireless networks nodes. Such nodes equipped with this device can be utilized in Internet of Things applications where the nodes are dependent on environment energy harvesting to survive for a long time. Different parts in these wireless nodes should have an e...
متن کاملDesign of a Low-Latency Router Based on Virtual Output Queuing and Bypass Channels for Wireless Network-on-Chip
Wireless network-on-chip (WiNoC) is considered as a novel approach for designing future multi-core systems. In WiNoCs, wireless routers (WRs) utilize high-bandwidth wireless links to reduce the transmission delay between the long distance nodes. When the network traffic loads increase, a large number of packets will be sent into the wired and wireless links and can...
متن کاملDesign of a Fuzzy Controller Chip with New Structure, Supporting Rational-Powered Membership Functions
In this paper, a new structure possessing the advantages of low-power consumption, less hardware and high-speed is proposed for fuzzy controller. The maximum output delay for general fuzzy logic controllers (FLC) is about 86 ns corresponding to 11.63 MFLIPS (fuzzy logic inference per second) while this amount of the delay in the designed fuzzy controller becomes 52ns that corresponds to 19.23 M...
متن کاملHigh Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملA Low-delay Speech Coder
This paper presents an efficient low-delay CELP speech coder based on a structure given by Chen et el. [1]. The proposed coder can operate at a rate of 8 Kb/s and has an arithmetic complexity that is 20% lower than that of the CELP of [1] with an acceptable increase in the delay. The proposed coder has been tested to provide a good-quality speech.
متن کامل